TSL3301CL【PDF 4/21 页】IC LINEAR SENSOR ARRAY 8CHIPLED

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录58

1页 2页 3页 [4页]5页 6页 7页 8页

TSL3301CL

102 ?1 LINEAR OPTICAL SENSOR ARRAY

WITH ANALOG-TO-DIGITAL CONVERTER

TAOS141 JULY 2011

The LUMENOLOGY r Company

www.taosinc.com

Table 1. Gain Settings and Results

GAIN CODE

RELATIVE GAIN

% INCREASE

GAIN CODE

RELATIVE GAIN

% INCREASE

1.52

3.23

1.02

2.17

1.57

3.33

1.05

2.22

1.62

3.45

1.07

2.27

1.68

3.57

1.09

2.33

1.74

3.70

1.12

2.38

1.81

3.85

1.15

2.44

1.88

4.00

1.18

2.50

1.96

4.17

1.21

2.56

2.05

4.35

1.24

2.63

2.14

4.55

1.27

2.70

2.24

4.76

1.31

2.78

2.35

5.00

1.34

2.86

2.48

5.26

1.38

2.94

2.61

5.56

1.43

3.03

2.77

5.88

1.47

3.13

2.94

6.25

Serial Interface

The serial interface follows a USART format, with start bit, 8 data bits, and one or more stop bits. Data is clocked

in synchronously on the rising edge of SCLK and clocked out on the falling edge of SCLK. Stop bits are not

required on the input. When clocking data out continuously (i.e., reading out pixels) there will be one stop bit

between data words.

The receive and transmit state machines are independent, which means commands can be issued while

reading data. This feature allows starting new integration cycles while reading data. Note that this allows

undefined conditions so care must be taken not to issue commands that will cause outputs (such as register

read) while reading out data. For instance, issuing a register read command while reading out image data will

result in garbage out. Likewise, it is possible to change offset and gain registers during a readout, which can

give unpredictable results.

It is not necessary to have a continuously active clock, but a minimum of 5 clocks after the stop bit is required

after any command has been issued to ensure that the corresponding internal logic actions have been

completed. When reading register contents, there will be a 4-clock delay from the completion of the REGRead

command before the register contents are output (see Figure 5). When reading out pixel values, there will be

a 44-clock delay from completion of the READPixel command until the first pixel data is output. When starting

integration (STARTInt), it is necessary to have 22 clocks to complete the pixel reset cycle (see Imaging below).

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式